



---

# **HT32F50220/HT32F50230**

## **Datasheet**

**32-Bit Arm® Cortex®-M0+ Microcontroller,  
up to 32 KB Flash and 4 KB SRAM with 1 Msps ADC,  
DIV, UART, SPI, I<sup>2</sup>C, GPTM, PWM, BFTM, WDT, RTC**

Revision: V1.40 Date: June 27, 2023

[www.holtek.com](http://www.holtek.com)

## Table of Contents

<b>1 General Description.....</b>	<b>6</b>
<b>2 Features.....</b>	<b>7</b>
Core .....	7
On-Chip Memory .....	7
Flash Memory Controller – FMC.....	7
Hardware Divider – DIV .....	7
Reset Control Unit – RSTCU .....	8
Clock Control Unit – CKCU.....	8
Power Management – PWRCU .....	8
External Interrupt/Event Controller – EXTI .....	8
Analog to Digital Converter – ADC .....	9
I/O Ports – GPIO.....	9
General-Purpose Timer – GPTM .....	9
Pulse Width Modulation Timer – PWM .....	10
Basic Function Timer – BFTM .....	10
Watchdog Timer – WDT.....	10
Real-Time Clock – RTC .....	10
Inter-integrated Circuit – I <sup>2</sup> C .....	11
Serial Peripheral Interface – SPI .....	11
Universal Asynchronous Receiver Transmitter – UART .....	11
Debug Support.....	12
Package and Operation Temperature .....	12
<b>3 Overview.....</b>	<b>13</b>
Device Information .....	13
Block Diagram .....	14
Memory Map .....	15
Clock Structure .....	17
<b>4 Pin Assignment.....</b>	<b>18</b>
<b>5 Electrical Characteristics.....</b>	<b>29</b>
Absolute Maximum Ratings .....	29
Recommended DC Operating Conditions .....	29
On-Chip LDO Voltage Regulator Characteristics.....	29
Power Consumption .....	30
Reset and Supply Monitor Characteristics.....	31
External Clock Characteristics.....	32
Internal Clock Characteristics .....	33

Memory Characteristics .....	33
I/O Port Characteristics .....	34
ADC Characteristics .....	35
GPTM/PWM Characteristics .....	36
I <sup>2</sup> C Characteristics .....	36
SPI Characteristics .....	37
<b>6 Package Information .....</b>	<b>39</b>
24-pin SSOP (150mil) Outline Dimensions .....	40
28-pin SSOP (150mil) Outline Dimensions .....	41
28-pin SOP (300mil) Outline Dimensions .....	42
SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions .....	43
SAW Type 33-pin QFN (4mm×4mm) Outline Dimensions .....	44
SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions .....	45
44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions .....	46
48-pin LQFP (7mm×7mm) Outline Dimensions .....	47

## List of Tables

Table 1. Features and Peripheral List .....	13
Table 2. Register Map .....	16
Table 3. Pin Assignment .....	26
Table 4. Pin Description .....	27
Table 5. Absolute Maximum Ratings.....	29
Table 6. Recommended DC Operating Conditions.....	29
Table 7. LDO Characteristics .....	29
Table 8. Power Consumption Characteristics .....	30
Table 9. V <sub>DD</sub> Power Reset Characteristics .....	31
Table 10. LVD/BOD Characteristics .....	31
Table 11. High Speed External Clock (HSE) Characteristics .....	32
Table 12. Low Speed External Clock (LSE) Characteristics .....	32
Table 13. High Speed Internal Clock (HSI) Characteristics .....	33
Table 14. Low Speed Internal Clock (LSI) Characteristics.....	33
Table 15. Flash Memory Characteristics.....	33
Table 16. I/O Port Characteristics .....	34
Table 17. ADC Characteristics .....	35
Table 18. GPTM/PWM Characteristics .....	36
Table 19. I <sup>2</sup> C Characteristics.....	36
Table 20. SPI Characteristics.....	37

## List of Figures

Figure 1. Block Diagram .....	14
Figure 2. Memory Map.....	15
Figure 3. Clock Structure .....	17
Figure 4. 24-pin SSOP Pin Assignment .....	18
Figure 5. 28-pin SSOP Pin Assignment .....	19
Figure 6. 28-pin SOP Pin Assignment .....	20
Figure 7. 24-pin QFN Pin Assignment .....	21
Figure 8. 33-pin QFN Pin Assignment .....	22
Figure 9. 46-pin QFN Pin Assignment .....	23
Figure 10. 44-pin LQFP Pin Assignment.....	24
Figure 11. 48-pin LQFP Pin Assignment.....	25
Figure 12. ADC Sampling Network Model .....	35
Figure 13. I <sup>2</sup> C Timing Diagrams .....	37
Figure 14. SPI Timing Diagrams – SPI Master Mode .....	38
Figure 15. SPI Timing Diagrams – SPI Slave Mode with CPHA=1.....	38

# 1 General Description

The Holtek HT32F50220/HT32F50230 devices are high performance, low power consumption 32-bit microcontrollers based around an Arm® Cortex®-M0+ processor core. The Cortex®-M0+ is a next-generation processor core which is tightly coupled with Nested Vectored Interrupt Controller (NVIC), SysTick timer, and including advanced debug support.

The devices operate at a frequency of up to 20 MHz to obtain maximum efficiency. It provides up to 32 KB of embedded Flash memory for code/data storage and 4 KB of embedded SRAM memory for system operation and application program usage. A variety of peripherals, such as Hardware Divider DIV, ADC, I<sup>2</sup>C, UART, SPI, GPTM, PWM, BFTM, RTC, WDT, SW-DP (Serial Wire Debug Port), etc., are also implemented in the device. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features ensure that the devices are suitable for use in a wide range of applications, especially in areas such as white goods application controllers, power monitors, alarm systems, consumer products, handheld equipment, data logging applications, motor controllers and so on.

**arm CORTEX**

## 2 Features

### Core

- 32-bit Arm® Cortex®-M0+ processor core
- Up to 20 MHz operating frequency
- Single-cycle multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M0+ processor is a very low gate count, highly energy efficient processor that is intended for microcontroller and deeply embedded applications that require an area optimized, low-power processor. The processor is based on the ARMv6-M architecture and supports Thumb® instruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.

### On-Chip Memory

- Up to 32 KB on-chip Flash memory for instruction/data and option byte storage
- 4 KB on-chip SRAM
- Supports multiple boot modes

The Arm® Cortex®-M0+ processor accesses and debug accesses share the single external interface to external AHB peripherals. The processor access takes priority over debug access. The maximum address range of the Cortex®-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, a pre-defined memory map is provided by the Cortex®-M0+ processor to reduce the software complexity of repeated implementation by different device vendors. However, some regions are used by the Arm® Cortex®-M0+ system peripherals. Refer to the Arm® Cortex®-M0+ Technical Reference Manual for more information. Figure 2 in the Overview chapter shows the memory map of the HT32F50220/HT32F50230 series of devices, including code, SRAM, peripheral and other pre-defined regions.

### Flash Memory Controller – FMC

- 32-bit word programming with In System Programming (ISP) and In Application Programming (IAP)
- Flash protection capability to prevent illegal access

The Flash Memory Controller, FMC, provides all the necessary functions for the embedded on-chip Flash Memory. The word program/page erase functions are also provided.

### Hardware Divider – DIV

- Signed/unsigned 32-bit divider
- Operation in 8 clock cycles, load in 1 clock cycle
- Division by zero error Flag

The divider is the truncated division and need a software triggered start signal by controlling the “START” bit in the control register. The divider calculation complete flag will be set to 1 after 8 clock cycles, however, if the divisor register data is zero during the calculation, the division by zero error flag will be set to 1.

## Reset Control Unit – RSTCU

- Supply supervisor:
  - Power on Reset / Power down Reset – POR / PDR
  - Brown-out Detector – BOD
  - Programmable Low Voltage Detector – LVD

The Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an APB unit reset. The power on reset, known as a cold reset, resets the full system during power up. A system reset resets the processor core and peripheral IP components with the exception of the SW-DP controller. The resets can be triggered by an external signal, internal events and the reset generators.

## Clock Control Unit – CKCU

- External 4 to 20 MHz crystal oscillator
- External 32.768 kHz crystal oscillator
- Internal 20 MHz RC oscillator trimmed to  $\pm 2\%$  accuracy at 25 °C operating temperature
- Internal 32 kHz RC oscillator
- Independent clock divider and gating bits for peripheral clock sources

The Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include a High Speed Internal RC oscillator (HSI), a High Speed External crystal oscillator (HSE), a Low Speed Internal RC oscillator (LSI), a Low Speed External crystal oscillator (LSE), an HSE clock monitor, clock prescalers, clock multiplexers, APB clock divider and gating circuitry. The AHB, APB and Cortex®-M0+ clocks are derived from the system clock (CK\_SYS) which can come from the HSI, HSE, LSI or LSE. The Watchdog Timer and Real-Time Clock (RTC) use either the LSI or LSE as their clock source.

## Power Management – PWRCU

- Flexible power supply: V<sub>DD</sub> power supply (2.5 V ~ 5.5 V), V<sub>DDIO</sub> for I/O (1.8 V ~ 5.5 V)
- Integrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply
- Three power domains: V<sub>DD</sub>, V<sub>DDIO</sub> and V<sub>CORE</sub>
- Three power saving modes: Sleep, Deep-Sleep1, Deep-Sleep2

Power consumption can be regarded as one of the most important issues for many embedded system applications. Accordingly the Power Control Unit, PWRCU, in these devices provides many types of power saving modes such as Sleep, Deep-Sleep1 and Deep-Sleep2 modes. These operating modes reduce the power consumption and allow the application to achieve the best trade-off between the conflicting demands of CPU operating time, speed and power consumption.

## External Interrupt/Event Controller – EXTI

- Up to 16 EXTI lines with configurable trigger source and type
- All GPIO pins can be selected as EXTI trigger source
- Source trigger type includes high level, low level, negative edge, positive edge, or both edges
- Individual interrupt enable, wakeup enable and status bits for each EXTI line
- Software interrupt trigger mode for each EXTI line
- Integrated deglitch filter for short pulse blocking

The External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate a wake-up event or interrupt requests independently. Each EXTI line can also be masked independently.

## Analog to Digital Converter – ADC

- 12-bit SAR ADC engine
- Up to 1 Msps conversion rate
- Up to 12 external analog input channels

A 12-bit multi-channel ADC is integrated in the device. There are multiplexed channels, which include 12 external analog signal channels and 2 internal channels which can be measured. If the input voltage is required to remain within a specific threshold window, an Analog Watchdog function will monitor and detect these signals. An interrupt will then be generated to inform the device that the input voltage is not within the preset. There are three conversion modes to convert an analog signal to digital data. The ADC can be operated in one shot, continuous and discontinuous conversion modes.

## I/O Ports – GPIO

- Up to 40 GPIOs
- Port A, B, C are mapped as 16 external interrupts – EXTI
- Almost all I/O pins have a configurable output driving current

There are up to 40 General Purpose I/O pins, GPIO, named from PA0 ~ PA15, PB0 ~ PB15 and PC0 ~ PC7 for the implementation of logic input/output functions. Each of the GPIO ports has a series of related control and configuration registers to maximize flexibility and to meet the requirements of a wide range of applications.

The GPIO ports are pin-shared with other alternative functions to obtain maximum functional flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the input or output pins. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit, EXTI.

## General-Purpose Timer – GPTM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Input Capture function
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output
- Encoder interface controller with two inputs using quadrature decoder

The General-Purpose Timer Module, GPTM, consists of one 16-bit up/down-counter, four 16-bit Capture/Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control / status registers. They can be used for a variety of purposes including general time measurement, input signal pulse width measurement, output waveform generation such as single pulse generation or PWM output generation. The GPTM supports an Encoder Interface using a decoder with two inputs.

## Pulse Width Modulation Timer – PWM

- 16-bit up, down, up/down auto-reload counter
- Up to 4 independent channels for each timer
- 16-bit programmable prescaler that allows division of the prescaler clock source by any factor between 1 and 65536 to generate the counter clock frequency
- Compare Match Output
- PWM waveform generation with Edge-aligned and Center-aligned Counting Modes
- Single Pulse Mode Output

The Pulse Width Modulator Timer, PWM, consists of one 16-bit up/down-counter, four 16-bit Compare Registers (CRs), one 16-bit Counter-Reload Register (CRR) and several control/status registers. It can be used for a variety of purposes including general timer and output waveform generation such as single pulse generation or PWM output.

## Basic Function Timer – BFTM

- 32-bit compare match count-up counter – no I/O control
- One shot mode – counter stops counting when compare match occurs
- Repetitive mode – counter restarts when compare match occurs

The Basic Function Timer Module, BFTM, is a simple 32-bit up-counting counter designed to measure time intervals, generate one shots or generate repetitive interrupts. The BFTM can operate in two modes, repetitive and one shot modes. In the repetitive mode, the counter will restart at each compare match event. The BFTM also supports a one shot mode which will force the counter to stop counting when a compare match event occurs.

## Watchdog Timer – WDT

- 12-bit down counter with 3-bit prescaler
- Provides reset to the system
- Programmable watchdog timer window function
- Register write protection function

The Watchdog Timer is a hardware timing circuit that can be used to detect a system lock-up due to software trapped in a deadlock. It includes a 12-bit count-down counter, a prescaler, a WDT delta value register, WDT operation control circuitry and a WDT protection mechanism. If the software does not reload the counter value before a Watchdog Timer underflow occurs, a reset will be generated when the counter underflows. In addition, a reset is also generated if the software reloads the counter when it reaches a delta value. This means the counter must be reloaded within a limited timing window using a specific method. The Watchdog Timer counter can be stopped while the processor is in the debug mode. The register write protect function which can be enabled to prevent an unexpected change in the Watchdog timer configuration.

## Real-Time Clock – RTC

- 24-bit up-counter with a programmable prescaler
- Alarm function
- Interrupt and Wake-up event

The Real-Time Clock, RTC, includes an APB interface, a 24-bit count-up counter, a control register, a prescaler, a compare register and a status register. The RTC circuits are located in the V<sub>CORE</sub> power domain. When the device enters the power-saving mode, the RTC counter is used as a wakeup timer to generate a system resume or interrupt signal from the MCU power saving mode.

## Inter-integrated Circuit – I<sup>2</sup>C

- Supports both master and slave modes with a frequency of up to 1 MHz
- Provides an arbitration function and clock synchronization
- Supports 7-bit and 10-bit addressing modes and general call addressing
- Supports slave multi-addressing mode with maskable address

The I<sup>2</sup>C is an internal circuit allowing communication with an external I<sup>2</sup>C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line, SDA, and a serial clock line, SCL. The I<sup>2</sup>C module provides three data transfer rates: 100 kHz in the Standard mode, 400 kHz in the Fast mode and 1 MHz in the Fast plus mode. The SCL period generation register is used to setup different kinds of duty cycle implementations for the SCL pulse.

The SDA line which is connected directly to the I<sup>2</sup>C bus is a bi-directional data line between the master and slave devices and is used for data transmission and reception. The I<sup>2</sup>C also has an arbitration detect function and clock synchronization to prevent situations where more than one master attempts to transmit data to the I<sup>2</sup>C bus at the same time.

## Serial Peripheral Interface – SPI

- Supports both master and slave modes
- Frequency of up to ( $f_{PCLK}/2$ ) MHz for the master mode and ( $f_{PCLK}/3$ ) MHz for the slave mode
- FIFO Depth: 8 levels
- Multi-master and multi-slave operation

The Serial Peripheral Interface, SPI, provides a SPI protocol data transmit and receive function in both master and slave mode. The SPI interface uses 4 pins, which are the serial data input and output lines MISO and MOSI, the clock line, SCK, and the slave select line, SEL. One SPI device acts as a master device which controls the data flow using the SEL and SCK signals to indicate the start of data communication and the data sampling rate. To receive a data byte, the streamed data bits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data transmission is carried out in a similar way but in a reverse sequence. The mode fault detection provides a capability for multi-master applications.

## Universal Asynchronous Receiver Transmitter – UART

- Asynchronous serial communication operating baud-rate clock frequency up to ( $f_{PCLK}/16$ ) MHz
- Full duplex communication
- Fully programmable serial communication characteristics including:
  - Word length: 7, 8 or 9-bit character
  - Parity: Even, odd or no-parity bit generation and detection
  - Stop bit: 1 or 2 stop bit generation
  - Bit order: LSB-first or MSB-first transfer
- Error detection: Parity, overrun and frame error

The Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data exchange using asynchronous transfer. The UART is used to translate data between parallel and serial interfaces, and is commonly used for RS232 standard communication. The UART peripheral function supports Line Status Interrupt. The software can detect a UART error status by reading the UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the condition of transfer operations as well as several error conditions resulting from Parity, Overrun, Framing and Break events.

## Debug Support

- Serial Wire Debug Port – SW-DP
- 4 comparators for hardware breakpoint or code / literal patch
- 2 comparators for hardware watchpoints

## Package and Operation Temperature

- 24/28-pin SSOP, 28-pin SOP, 24/33/46-pin QFN and 44/48-pin LQFP packages
- Operation temperature range: -40 °C to 85 °C


## 3 Overview

### Device Information

**Table 1. Features and Peripheral List**

Peripherals		HT32F50220	HT32F50230
Main Flash (KB)		16	31
Option Bytes Flash (KB)		1	1
SRAM (KB)		4	4
Timers	GPTM	1	
	PWM	2	
	BFTM	1	
	WDT	1	
	RTC	1	
Communication	SPI	2	
	UART	2	
	I <sup>2</sup> C	1	
Hardware Divider		1	
EXTI		16	
12-bit ADC		1	
	Number of channels	12 External Channels	
GPIO		Up to 40	
CPU frequency		Up to 20 MHz	
Operating voltage		2.5 V ~ 5.5 V	
Operating temperature		-40 °C ~ 85 °C	
Package		24/28-pin SSOP, 28-pin SOP, 24/33/46-pin QFN and 44/48-pin LQFP	

## Block Diagram



Power supply:  
Bus:  
Control signal:  
Alternate function: AF

**Figure 1. Block Diagram**

## Memory Map




Figure 2. Memory Map

**Table 2. Register Map**

Start Address	End Address	Peripheral	Bus
0x4000_0000	0x4000_0FFF	Reserved	APB
0x4000_1000	0x4000_1FFF	UART0	
0x4000_2000	0x4000_3FFF	Reserved	
0x4000_4000	0x4000_4FFF	SPI0	
0x4000_5000	0x4000_FFFF	Reserved	
0x4001_0000	0x4001_0FFF	ADC	
0x4001_1000	0x4002_1FFF	Reserved	
0x4002_2000	0x4002_2FFF	AFIO	
0x4002_3000	0x4002_3FFF	Reserved	
0x4002_4000	0x4002_4FFF	EXTI	
0x4002_5000	0x4003_0FFF	Reserved	
0x4003_1000	0x4003_1FFF	PWM0	
0x4003_2000	0x4004_0FFF	Reserved	
0x4004_1000	0x4004_1FFF	UART1	
0x4004_2000	0x4004_3FFF	Reserved	
0x4004_4000	0x4004_4FFF	SPI1	
0x4004_5000	0x4004_7FFF	Reserved	
0x4004_8000	0x4004_8FFF	I <sup>2</sup> C	
0x4004_9000	0x4006_7FFF	Reserved	
0x4006_8000	0x4006_8FFF	WDT	
0x4006_9000	0x4006_9FFF	Reserved	
0x4006_A000	0x4006_AFFF	RTC & PWRCU	
0x4006_B000	0x4006_DFFF	Reserved	
0x4006_E000	0x4006_EFFF	GPTM	
0x4006_F000	0x4007_0FFF	Reserved	
0x4007_1000	0x4007_1FFF	PWM1	AHB
0x4007_2000	0x4007_5FFF	Reserved	
0x4007_6000	0x4007_6FFF	BFTM	
0x4007_7000	0x4007_FFFF	Reserved	
0x4008_0000	0x4008_1FFF	FMC	
0x4008_2000	0x4008_7FFF	Reserved	
0x4008_8000	0x4008_9FFF	CKCU & RSTCU	
0x4008_A000	0x400A_FFFF	Reserved	
0x400B_0000	0x400B_1FFF	GPIOA	
0x400B_2000	0x400B_3FFF	GPIOB	
0x400B_4000	0x400B_5FFF	GPIOC	
0x400B_6000	0x400C_9FFF	Reserved	
0x400C_A000	0x400C_BFFF	DIV	
0x400C_C000	0x400F_FFFF	Reserved	

## Clock Structure




Figure 3. Clock Structure

## 4 Pin Assignment

HT32F50220/HT32F50230 24 SSOP-A							
AF0 (Default)	O						AF1
PB7	1	VDD				VDD	PB4
PB8	2	VDD	PVDD	V <sub>DD</sub> Digital Power Pad		VDD	PB3
VDDA	3	AP	AP	Analog Power Pad		VDD	PB2
PA0	4	VDD	P15	1.5 V Power Pad		VDD	PB1
PA1	5	VDD		V <sub>DD</sub> Digital & Analog I/O Pad		VDD	PB0
PA2	6	VDD		V <sub>DD</sub> Digital I/O Pad		VDD	SWDIO PA13
PA3	7	VDD		V <sub>DD</sub> Domain Pad		VDD	SWCLK PA12
PA4	8	VDD				VDD	PA9_BOOT PB14
PA5	9	VDD				VDD	XTALOUT PB13
CLDO	10	P15				VDD	XTALIN PB12
VDD	11	PVDD				VDD	RTCOUT nRST
VSS	12	PVDD					

Figure 4. 24-pin SSOP Pin Assignment

HT32F50220/HT32F50230 28 SSOP-A								
AF0 (Default)							AF1	
PB7	1	VDD				VDD	28	PB4
PB8	2	VDD	PVDD	V <sub>DD</sub> Digital Power Pad		VDD	27	PB3
VDDA	3	AP	AP	Analog Power Pad		VDD	26	PB2
PA0	4	VDD	P15	1.5 V Power Pad		VDD	25	PB1
PA1	5	VDD	VDD	V <sub>DD</sub> Digital & Analog I/O Pad		VDD	24	PB0
PA2	6	VDD	VDD	V <sub>DD</sub> Digital I/O Pad		VDD	23	PA15
PA3	7	VDD	VDD	V <sub>DD</sub> Domain Pad		VDD	22	PA14
PA4	8	VDD	VDD			VDD	21	SWDIO PA13
PA5	9	VDD	VDD			VDD	20	SWCLK PA12
PA6	10	VDD	VDD			VDD	19	PA9_BOOT
PA7	11	VDD	VDD			VDD	18	XTALOUT PB14
CLDO	12	P15	VDD			VDD	17	XTALIN PB13
VDD	13	PVDD	VDD			VDD	16	RTCOUT PB12
VSS	14	PVDD	VDD			VDD	15	nRST

Figure 5. 28-pin SSOP Pin Assignment

HT32F50220/HT32F50230 28 SOP-A									
AF0 (Default)									AF0 (Default)
PB7	1	VDD							PB2
PB8	2	VDD	PVDD	V <sub>DD</sub> Digital Power Pad					PIO 27 VDDIO
VDDA	3	AP	PIO	V <sub>DDIO</sub> Power Pad					VDD IO 26 PB1
PA0	4	VDD							VDD IO 25 PB0
PA1	5	VDD	AP	Analog Power Pad					VDD IO 24 PA15
PA2	6	VDD	P15	1.5 V Power Pad					VDD IO 23 PA14
PA3	7	VDD							VDD IO 22 SWDIO PA13
PA4	8	VDD	VDD	V <sub>DD</sub> Digital & Analog I/O Pad					VDD IO 21 SWCLK PA12
PA5	9	VDD	VDD	V <sub>DD</sub> Digital I/O Pad					VDD IO 20 PA11
PA6	10	VDD	VDD IO	V <sub>DDIO</sub> Digital I/O Pad					VDD IO 19 PA10
PA7	11	VDD	VDD	V <sub>DD</sub> Domain Pad					VDD IO 18 PA9_BOOT
CLDO	12	P15							VDD 17 XTALOUT PB14
VDD	13	PVDD							VDD 16 XTALIN PB13
VSS	14	PVDD							VDD 15 nRST

Figure 6. 28-pin SOP Pin Assignment

HT32F50220/HT32F50230 24 QFN-A											
AF0 (Default)		AF0 (Default)						AF1			
		24	23	22	21	20	19	AF0 (Default)	AF0 (Default)	AF1	AF1
PA0	1	VDD	PVDD	V <sub>DD</sub> Power Pad				VDD	18	PB1	
PA1	2	VDD	AP	Analog Power Pad				VDD	17	PB0	
PA2	3	VDD	P15	1.5 V Power Pad				VDD	16	SWDIO	PA13
PA3	4	VDD	VDD	V <sub>DD</sub> Digital & Analog I/O Pad				VDD	15	SWCLK	PA12
PA4	5	VDD	VDD	V <sub>DD</sub> Digital I/O Pad				VDD	14	PA9_BOOT	
PA5	6	VDD	VDD	V <sub>DD</sub> Domain Pad	EP: VSS			VDD	13	XTALOUT	PB14
			P15	PVDD	VDD	VDD	VDD			XTALIN	AF0 (Default)
			7	8	9	10	11	12		PB13	AF1
			CLDO	VDD	VSS	nRST					

**Figure 7. 24-pin QFN Pin Assignment**

HT32F50220/HT32F50230 33 QFN-A																	
AF0 (Default)	○		AF0 (Default)														
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	AF1
PA0	1	VDD			VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PB1
	2	VDD			PVDD	VDD Power Pad	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PB0
	3	VDD			AP	Analog Power Pad	AP	AP	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PA15
	4	VDD			P15	1.5 V Power Pad	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PA14
	5	VDD			VDD	VDD Digital & Analog I/O Pad	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	SWDIO PA13
	6	VDD			VDD	VDD Digital I/O Pad	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	SWCLK PA12
	7	VDD			VDD	VDD Domain Pad	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PA9_BOOT
	8	VDD			33 VSS								VDD	VDD	VDD	VDD	XTALOUT PB14
					P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD					PB13
PA1	9		10	11	12	13	14	15	16	X32KIN	RTCOUT	nRST	X32KOUT				PB12
												VSS					
												VDD					CLDO

Figure 8. 33-pin QFN Pin Assignment

HT32F50220/HT32F50230 46 QFN-A																	
AF0 (Default)	AF0 (Default)													AF1			
	VSS_2	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PB6	PB7	PB8	VDDA	VSSA	PA0			
PA1	1	VDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad	PVDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										PIO	32	VDDIO
PA2	2	VDD		PIO	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	31	PB1
PA3	3	VDD		AP	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	30	PB0
PA4	4	VDD		P15	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	29	PA15
PA5	5	VDD		VDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	28	PA14
PA6	6	VDD		VDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	27	SWDIO
PA7	7	VDD		VDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	26	SWCLK
PC4	8	VDD		VDD IO	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	25	PA11
PC5	9	VDD		VDD	V <sub>DD</sub> Power Pad V <sub>DDIO</sub> Power Pad Analog Power Pad 1.5 V Power Pad V <sub>DD</sub> Digital & Analog I/O Pad V <sub>DD</sub> Digital I/O Pad V <sub>DDIO</sub> Digital I/O Pad V <sub>DD</sub> Domain Pad										VDD IO	24	PA10
P15 PVDD PVDD		VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PA9_B_BOOT		AF1
10 11 12 13 14 15 16 17 18 19 20 21 22 23		PB9	RTCOUT	X32KOUT	X32KIN	PB10	XTALIN	PB13	XTALOUT	PB14	PB8	PB12	PB11	PB10	PB9	PB8	
CLDO		VDD	VSS_1	nRST	PB9	PB10	PB11	PB12	PB13	PB14	PB15	PB16	PB17	PB18	PB19	PB20	

**Figure 9. 46-pin QFN Pin Assignment**

HT32F50220/HT32F50230 44 LQFP-A												
AF0 (Default)	AF0 (Default)											AF1
	44	43	42	41	40	39	38	37	36	35	34	
PA0	1	VDD	PVDD V <sub>DD</sub> Power Pad	33	VSS_2							
PA1	2	VDD	PIO V <sub>DDIO</sub> Power Pad	32	VDDIO							
PA2	3	VDD	AP Analog Power Pad	31	PB1							
PA3	4	VDD	P15 1.5 V Power Pad	30	PB0							
PA4	5	VDD	VDD V <sub>DD</sub> Digital & Analog I/O Pad	29	PA15							
PA5	6	VDD	VDD V <sub>DD</sub> Digital I/O Pad	28	PA14							
PA6	7	VDD	VDD V <sub>DD</sub> Digital I/O Pad	27	SWDIO	PA13						
PA7	8	VDD	VDD V <sub>DD</sub> Domain Pad	26	SWCLK	PA12						
PC4	9	VDD		25	PA11							
PC5	10	VDD		24	PA10							
PC6	11	VDD		23	PA9_BOOT							
			P15 PVDD VDD	12	PB15							
			VDD	13	XTALOUT	PB14						
			VDD	14	PB13							
			VDD	15	RTCOUT	PB12						
			VDD	16	PB11							
			VDD	17	X32KOUT	PB10						
			VDD	18	X32KIN							
			PB9									
			nRST									
			VSS_1									
			VDD									
			CLDO									

Figure 10. 44-pin LQFP Pin Assignment

HT32F50220/HT32F50230 48 LQFP-A														
AF0 (Default)	AF0 (Default)											AF1		
	PB2	PB3	PB4	PB5	PC1	PC2	PC3	PC6	PC7	PCO	PB15			
PA0	1	VDD										PVDD	36	VSS_2
PA1	2	VDD										PIO	35	VDDIO
PA2	3	VDD										VDD IO	34	PB1
PA3	4	VDD										VDD IO	33	PB0
PA4	5	VDD										VDD IO	32	PA15
PA5	6	VDD										VDD IO	31	PA14
PA6	7	VDD										VDD IO	30	SWDIO PA13
PA7	8	VDD										VDD IO	29	SWCLK PA12
PC4	9	VDD										VDD IO	28	PA11
PC5	10	VDD										VDD IO	27	PA10
PC6	11	VDD										VDD IO	26	PA9_BOOT
PC7	12	VDD										VDD IO	25	PA8
			P15	PVDD	PVDD	VDD	VDD	VDD	VDD	VDD	VDD	AF0 (Default)		
			13	14	15	16	17	18	19	20	21	XTALIN	PB14	AF1
												PB13		
												RTCOUT	PB12	
												X32KOUT	PB11	
												PB10		
												X32KIN		
												CLDO		
												nRST	PB9	
												VDD	VSS_1	

Figure 11. 48-pin LQFP Pin Assignment

**Table 3. Pin Assignment**

Packages												Alternate Function Mapping																								
												AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15									
48 LQFP	46 QFN	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	System Default	GPIO	ADC	N/A	GPTM	SPI	UART	I <sup>2</sup> C	N/A	N/A	N/A	PWM	N/A	System Other															
1	46	1	1	4	4	4	1	PA0		ADC_IN2	GT_CH0	SPI1_SCK		I <sup>2</sup> C_SCL																						
2	1	2	2	5	5	5	2	PA1		ADC_IN3	GT_CH1	SPI1_MOSI		I <sup>2</sup> C_SDA																						
3	2	3	3	6	6	6	3	PA2		ADC_IN4	GT_CH2	SPI1_MISO	UR0_TX																							
4	3	4	4	7	7	7	4	PA3		ADC_IN5	GT_CH3	SPI1_SEL	UR0_RX																							
5	4	5	5	8	8	8	5	PA4		ADC_IN6	GT_CH0	SPI0_SCK	UR1_TX	I <sup>2</sup> C_SCL																						
6	5	6	6	9	9	9	6	PA5		ADC_IN7	GT_CH1	SPI0_MOSI	UR1_RX	I <sup>2</sup> C_SDA																						
7	6	7	7	10	10			PA6		ADC_IN8	GT_CH2	SPI0_MISO																								
8	7	8	8	11	11			PA7		ADC_IN9	GT_CH3	SPI0_SEL																								
9	8	9						PC4		ADC_IN10			UR1_TX														PWM1_CH0									
10	9	10						PC5		ADC_IN11			UR1_RX														PWM1_CH1									
11		11						PC6			GT_CH0		UR0_TX	I <sup>2</sup> C_SCL																						
12								PC7			GT_CH1		UR0_RX	I <sup>2</sup> C_SDA																						
13	10	12	9	12	12	10	7	CLDO																												
14	11	13	10	13	13	11	8	VDD																												
15	12	14	11	14	14	12	9	VSS_1																												
16	13	15	12	15	15	13	10	nRST																												
17	14	16						PB9			GT_CH3																	PWM1_CH2	WAKEUP1							
18	15	17	13					X32KIN	PB10		GT_CH0	SPI1_SEL	UR1_TX															PWM1_CH3								
19	16	18	14					X32KOUT	PB11		GT_CH1	SPI1_SCK	UR1_RX															PWM0_CH3								
20	17	19	15		16	14	11	RTCOUT	PB12				SPI0_MISO	UR0_RX													PWM0_CH0	WAKEUP0								
21	18	20	16	16	17	15	12	XTALIN	PB13				UR0_TX	I <sup>2</sup> C_SCL																						
22	19	21	17	17	18	16	13	XTALOUT	PB14				UR0_RX	I <sup>2</sup> C_SDA																						
23	20	22						PB15			GT_CH0	SPI0_SEL		I <sup>2</sup> C_SCL													PWM0_CH1									
24	21							PC0			GT_CH1	SPI0_SCK		I <sup>2</sup> C_SDA													PWM0_CH2									
25	22							PA8						UR1_TX													PWM1_CH3									
26	23	23	18	18	19	17	14	PA9_BOOT					SPI0_MOSI														PWM1_CH0	CKOUT								
27	24	24		19				PA10			GT_CH2	SPI0_MOSI	UR1_RX														PWM0_CH1									
28	25	25		20				PA11			GT_CH3	SPI0_MISO															PWM0_CH2									
29	26	26	19	21	20	18	15	SWCLK	PA12																		PWM0_CH0									
30	27	27	20	22	21	19	16	SWDIO	PA13																		PWM1_CH2									
31	28	28	21	23	22			PA14			GT_CH0	SPI1_SEL	UR1_TX	I <sup>2</sup> C_SCL													PWM0_CH0									
32	29	29	22	24	23			PA15			GT_CH0	SPI1_SCK	UR1_RX	I <sup>2</sup> C_SDA													PWM1_CH2									
33	30	30	23	25	24	20	17	PB0			GT_CH1	SPI1_MOSI	UR0_TX	I <sup>2</sup> C_SCL												PWM0_CH1										
34	31	31	24	26	25	21	18	PB1			GT_CH1	SPI1_MISO	UR0_RX	I <sup>2</sup> C_SDA												PWM1_CH1										
35	32	32		27				VDDIO																												
36	33	33	33					21	VSS_2																											
37	34	34	25	28	26	22	19	PB2			GT_CH2	SPI0_SEL	UR1_TX															PWM0_CH2	CKIN							
38	35	35	26		27	23	20	PB3			GT_CH2	SPI0_SCK	UR1_RX															PWM1_CH2								

Packages								Alternate Function Mapping															
								AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
48 LQFP	46 QFN	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	System Default	GPIO	ADC	N/A	GPTM	SPI	UART	I²C	N/A	N/A	N/A	N/A	N/A	PWM	N/A	System Other
39	36	36	27		28	24		PB4					SPI0_MOSI	UR1_TX							PWM0_CH3		
40	37	37	28					PB5					GT_CH2	SPI0_MISO	UR1_RX								
41	38	38						PC1					GT_CH0	SPI1_SEL	UR1_TX							PWM0_CH0	
42	39	39						PC2					GT_CH1	SPI1_SCK								PWM1_CH0	
43	40	40						PC3					SPI1_MOSI	UR1_RX								PWM1_CH1	
44	41							PB6					GT_CH3	SPI1_MISO	UR0_TX								
45	42	41	29	1	1	1	22	PB7		ADC_IN0			GT_CH3	SPI0_MISO	UR0_RX	I²C_SCL						PWM0_CH3	
46	43	42	30	2	2	2	23	PB8		ADC_IN1			GT_CH3	SPI0_SEL	UR0_RX	I²C_SDA						PWM1_CH3	
47	44	43	31	3	3	3	24	VDDA															
48	45	44	32					VSSA															

Note: 1. For the 24QFN package, the EP VSS is internally connected to the pin number 21. The EP is meant the exposed pad of the QFN package.

2. The pin number 33 of the QFN33 is located at the exposed pad of the QFN package.

**Table 4. Pin Description**

Pin Number								Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
48 LQFP	46 QFN	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN					Default Function (AF0)	
1	46	1	1	4	4	4	1	PA0	AI/O	5V	4/8/12/16 mA	PA0	
2	1	2	2	5	5	5	2	PA1	AI/O	5V	4/8/12/16 mA	PA1	
3	2	3	3	6	6	6	3	PA2	AI/O	5V	4/8/12/16 mA	PA2	
4	3	4	4	7	7	7	4	PA3	AI/O	5V	4/8/12/16 mA	PA3	
5	4	5	5	8	8	8	5	PA4	AI/O	5V	4/8/12/16 mA	PA4, this pin provides a UART_TX function in the Boot loader mode	
6	5	6	6	9	9	9	6	PA5	AI/O	5V	4/8/12/16 mA	PA5, this pin provides a UART_RX function in the Boot loader mode	
7	6	7	7	10	10			PA6	AI/O	5V	4/8/12/16 mA	PA6	
8	7	8	8	11	11			PA7	AI/O	5V	4/8/12/16 mA	PA7	
9	8	9						PC4	AI/O	5V	4/8/12/16 mA	PC4	
10	9	10						PC5	AI/O	5V	4/8/12/16 mA	PC5	
11		11						PC6	I/O	5V	4/8/12/16 mA	PC6	
12								PC7	I/O	5V	4/8/12/16 mA	PC7	
13	10	12	9	12	12	10	7	CLDO	P	—	—	Core power LDO V <sub>CORE</sub> output It must be connected a 2.2 µF capacitor as close as possible between this pin and VSS_1.	
14	11	13	10	13	13	11	8	VDD	P	—	—	Voltage for digital I/O	
15	12	14	11	14	14	12	9	VSS_1	P	—	—	Ground reference for digital I/O	
16	13	15	12	15	15	13	10	nRST <sup>(3)</sup>	I	5V_PU	—	External reset pin	
17	14	16						PB9 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	PB9	
18	15	17	13					PB10 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KIN	
19	16	18	14					PB11 <sup>(3)</sup>	AI/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	X32KOUT	
20	17	19	15		16	14	11	PB12 <sup>(3)</sup>	I/O (V <sub>DD</sub> )	5V	4/8/12/16 mA	RTCOUT	
21	18	20	16	16	17	15	12	PB13	AI/O	5V	4/8/12/16 mA	XTALIN	

Pin Number									Pin Name	Type <sup>(1)</sup>	I/O Structure <sup>(2)</sup>	Output Driving	Description	
48 LQFP	46 QFN	44 LQFP	33 QFN	28 SOP	28 SSOP	24 SSOP	24 QFN	Default Function (AF0)						
22	19	21	17	17	18	16	13	PB14	AI/O	5V	4/8/12/16 mA	XTALOUT		
23	20	22						PB15	I/O	5V	4/8/12/16 mA	PB15		
24	21							PC0	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PC0		
25	22							PA8	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PA8		
26	23	23	18	18	19	17	14	PA9	I/O (V <sub>DDIO</sub> )	5V_PU	4/8/12/16 mA	PA9_BOOT		
27	24	24		19				PA10	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PA10		
28	25	25		20				PA11	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PA11		
29	26	26	19	21	20	18	15	PA12	I/O (V <sub>DDIO</sub> )	5V_PU	4/8/12/16 mA	SWCLK		
30	27	27	20	22	21	19	16	PA13	I/O (V <sub>DDIO</sub> )	5V_PU	4/8/12/16 mA	SWDIO		
31	28	28	21	23	22			PA14	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PA14		
32	29	29	22	24	23			PA15	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PA15		
33	30	30	23	25	24	20	17	PB0	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PB0		
34	31	31	24	26	25	21	18	PB1	I/O (V <sub>DDIO</sub> )	5V	4/8/12/16 mA	PB1		
35	32	32		27				VDDIO	P	—	—	Voltage for digital I/O		
36	33	33	33				21	VSS_2	P	—	—	Ground reference for digital I/O		
37	34	34	25	28	26	22	19	PB2	I/O	5V	4/8/12/16 mA	PB2		
38	35	35	26		27	23	20	PB3	I/O	5V	4/8/12/16 mA	PB3		
39	36	36	27		28	24		PB4	I/O	5V	4/8/12/16 mA	PB4		
40	37	37	28					PB5	I/O	5V	4/8/12/16 mA	PB5		
41	38	38						PC1	I/O	5V	4/8/12/16 mA	PC1		
42	39	39						PC2	I/O	5V	4/8/12/16 mA	PC2		
43	40	40						PC3	I/O	5V	4/8/12/16 mA	PC3		
44	41							PB6	I/O	5V	4/8/12/16 mA	PB6		
45	42	41	29	1	1	1	22	PB7	AI/O	5V	4/8/12/16 mA	PB7		
46	43	42	30	2	2	2	23	PB8	AI/O	5V	4/8/12/16 mA	PB8		
47	44	43	31	3	3	3	24	VDDA	P	—	—	Analog voltage for ADC		
48	45	44	32					VSSA	P	—	—	Ground reference for the ADC		

Note: 1. I = input, O = output, A = Analog port, P = power supply, V<sub>DD</sub> = V<sub>DD</sub> Power, V<sub>DDIO</sub> = V<sub>DDIO</sub> Power.

2. 5V = 5 V operation I/O type, PU = pull-up.

3. These pins are located at the V<sub>DD</sub> power domain.

4. In the Boot loader mode, only the UART interface can be used for communication.

## 5 Electrical Characteristics

### Absolute Maximum Ratings

The following table shows the absolute maximum ratings of the device. These are stress ratings only. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings**

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	External Main Supply Voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
V <sub>DDIO</sub>	External I/O Supply Voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5	V
V <sub>DDA</sub>	External Analog Supply Voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 5.5	V
V <sub>IN</sub>	Input Voltage on I/O	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
T <sub>A</sub>	Ambient Operating Temperature Range	-40	85	°C
T <sub>STG</sub>	Storage Temperature Range	-60	150	°C
T <sub>J</sub>	Maximum Junction Temperature	—	125	°C
P <sub>D</sub>	Total Power Dissipation	—	500	mW
V <sub>ESD</sub>	Electrostatic Discharge Voltage – Human Body Mode	-4000	+4000	V

### Recommended DC Operating Conditions

**Table 6. Recommended DC Operating Conditions**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	—	2.5	5.0	5.5	V
V <sub>DDIO</sub>	I/O Operating Voltage	—	1.8	5.0	5.5	V
V <sub>DDA</sub>	Analog Operating Voltage	—	2.5	5.0	5.5	V

### On-Chip LDO Voltage Regulator Characteristics

**Table 7. LDO Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>LDO</sub>	Internal Regulator Output Voltage	V <sub>DD</sub> ≥ 2.5 V Regulator input @ I <sub>LDO</sub> = 35 mA and voltage variant = ± 5 %, After trimming.	1.425	1.5	1.57	V
I <sub>LDO</sub>	Output Current	V <sub>DD</sub> = 2.5 V Regulator input @ V <sub>LDO</sub> = 1.5 V	—	30	35	mA
C <sub>LDO</sub>	External Filter Capacitor Value for Internal Core Power Supply	The capacitor value is dependent on the core power current consumption	1	2.2	—	μF

## Power Consumption

Table 8. Power Consumption Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Typ	Max. @ $T_A$		Unit
				25 °C	85 °C	
$I_{DD}$	Supply Current (Run Mode)	$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 20 \text{ MHz}$ , $f_{BUS} = 20 \text{ MHz}$ , all peripherals enabled	5.7	6.5	—	mA
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 20 \text{ MHz}$ , $f_{BUS} = 20 \text{ MHz}$ , all peripherals disabled	4.0	4.5	—	
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 10 \text{ MHz}$ , $f_{BUS} = 10 \text{ MHz}$ , all peripherals enabled	3.1	3.5	—	
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 10 \text{ MHz}$ , $f_{BUS} = 10 \text{ MHz}$ , all peripherals disabled	2.2	2.5	—	$\mu\text{A}$
		$V_{DD} = 5.0 \text{ V}$ , HSI off, LSI on, $f_{CPU} = 32 \text{ kHz}$ , $f_{BUS} = 32 \text{ kHz}$ , all peripherals enabled	30	39	—	
		$V_{DD} = 5.0 \text{ V}$ , HSI off, LSI on, $f_{CPU} = 32 \text{ kHz}$ , $f_{BUS} = 32 \text{ kHz}$ , all peripherals disabled	27	36	—	
	Supply Current (Sleep Mode)	$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 0 \text{ MHz}$ , $f_{BUS} = 20 \text{ MHz}$ , all peripherals enabled	2.7	3.1	—	mA
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 0 \text{ MHz}$ , $f_{BUS} = 20 \text{ MHz}$ , all peripherals disabled	0.80	0.92	—	
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 0 \text{ MHz}$ , $f_{BUS} = 10 \text{ MHz}$ , all peripherals enabled	1.60	1.85	—	
		$V_{DD} = 5.0 \text{ V}$ , HSI = 20 MHz, $f_{CPU} = 0 \text{ MHz}$ , $f_{BUS} = 10 \text{ MHz}$ , all peripherals disabled	0.65	0.75	—	$\mu\text{A}$
	Supply Current (Deep-Sleep1 Mode)	$V_{DD} = 5.0 \text{ V}$ , All clock off (HSE/HSI/LSE), LDO in low power mode, LSI on, RTC on	22	28	—	
	Supply Current (Deep-Sleep2 Mode)	$V_{DD} = 5.0 \text{ V}$ , All clock off (HSE/HSI/LSE), LDO off, DMOS on, LSI on, RTC on	6.4	9.5	—	

- Note:
1. HSE means high speed external oscillator. HSI means 20 MHz high speed internal oscillator.
  2. LSE means 32.768 kHz low speed external oscillator. LSI means 32 kHz low speed internal oscillator.
  3. RTC means Real-Time clock.
  4. Code = while (1) {208 NOP} executed in Flash.
  5.  $f_{BUS}$  means  $f_{HCLK}$  and  $f_{PCLK}$ .

## Reset and Supply Monitor Characteristics

**Table 9. V<sub>DD</sub> Power Reset Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>POR</sub>	Power on Reset Threshold (Rising Voltage on V <sub>DD</sub> )	T <sub>A</sub> = -40 °C~ 85 °C	2.22	2.35	2.48	V
V <sub>PDR</sub>	Power Down Reset Threshold (Falling Voltage on V <sub>DD</sub> )		2.12	2.2	2.33	V
V <sub>PORHYST</sub>	POR Hysteresis	—	—	150	—	mV
t <sub>POR</sub>	Reset Delay Time	V <sub>DD</sub> = 5.0 V	—	0.1	0.2	ms

Note: 1. Data based on characterization results only, not tested in production.

2. If the LDO is turned on, the V<sub>DD</sub> POR has to be in the de-assertion condition. When the V<sub>DD</sub> POR is in the assertion state then the LDO will be turned off.

**Table 10. LVD/BOD Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit	
V <sub>BOD</sub>	Voltage of Brown Out Detection	After factory-trimmed, V <sub>DD</sub> Falling edge	2.37	2.45	2.53	V	
V <sub>LVD</sub>	Voltage of Low Voltage Detection	V <sub>DD</sub> Falling edge	LVDS = 000	2.57	2.65	V	
			LVDS = 001	2.77	2.85	V	
			LVDS = 010	2.97	3.05	V	
			LVDS = 011	3.17	3.25	V	
			LVDS = 100	3.37	3.45	V	
			LVDS = 101	4.15	4.25	V	
			LVDS = 110	4.35	4.45	V	
			LVDS = 111	4.55	4.65	V	
V <sub>LVDHTST</sub>	LVD Hysteresis	V <sub>DD</sub> = 5.0 V	—	—	100	mV	
t <sub>suLVD</sub>	LVD Setup Time	V <sub>DD</sub> = 5.0 V	—	—	5	μs	
t <sub>atLVD</sub>	LVD Active Delay Time	V <sub>DD</sub> = 5.0 V	—	—	—	ms	
I <sub>DDLVD</sub>	Operation Current <sup>(2)</sup>	V <sub>DD</sub> = 5.0 V	—	—	10	20	μA

Note: 1. Data based on characterization results only, not tested in production.

2. Bandgap current is not included.

3. LVDS field is in the PWRCU LVDCSR register.

## External Clock Characteristics

**Table 11. High Speed External Clock (HSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Operation Range	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2.5	—	5.5	V
$f_{HSE}$	High Speed External Oscillator Frequency (HSE)	$V_{DD} = 2.5\text{ V} \sim 5.0\text{ V}$	4	—	20	MHz
$C_{LHSE}$	Load Capacitance	$V_{DD} = 5.0\text{ V}, R_{ESR} = 100\Omega @ 20\text{ MHz}$	—	—	12	pF
$R_{FHSE}$	Internal Feedback Resistor between XTALIN and XTALOUT Pins	$V_{DD} = 5.0\text{ V}$	—	0.5	—	MΩ
$R_{ESR}$	Equivalent Series Resistance	$V_{DD} = 5.0\text{ V}, C_L = 12\text{ pF} @ 20\text{ MHz}, \text{HSEDR} = 0$	—	—	110	Ω
		$V_{DD} = 2.5\text{ V}, C_L = 12\text{ pF} @ 20\text{ MHz}, \text{HSEDR} = 1$	—	—	—	Ω
$D_{HSE}$	HSE Oscillator Duty Cycle	—	40	—	60	%
$I_{DDHSE}$	HSE Oscillator Current Consumption	$V_{DD} = 5.0\text{ V}, R_{ESR} = 100\Omega, C_L = 12\text{ pF} @ 8\text{ MHz}, \text{HSEDR} = 0$	—	0.85	—	mA
		$V_{DD} = 5.0\text{ V}, R_{ESR} = 25\Omega, C_L = 12\text{ pF} @ 20\text{ MHz}, \text{HSEDR} = 1$	—	3.0	—	mA
$I_{PWDHSE}$	HSE Oscillator Power Down Current	$V_{DD} = 5.0\text{ V}$	—	—	0.01	μA
$t_{SUHSE}$	HSE Oscillator Startup Time	$V_{DD} = 5.0\text{ V}$	—	—	4	ms

**Table 12. Low Speed External Clock (LSE) Characteristics**

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD}$	Operation Range	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	2.5	—	5.5	V
$f_{CK\_LSE}$	LSE Frequency	$V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	—	32.768	—	kHz
$R_F$	Internal Feedback Resistor	—	—	10	—	MΩ
$R_{ESR}$	Equivalent Series Resistance	$V_{DD} = 5.0\text{ V}$	30	—	TBD	kΩ
$C_L$	Recommended Load Capacitances	$V_{DD} = 5.0\text{ V}$	6	—	TBD	pF
$I_{DDLSE}$	Oscillator Supply Current (High current mode)	$f_{CK\_LSE} = 32.768\text{ kHz}, R_{ESR} = 50\text{ k}\Omega, C_L \geq 7\text{ pF}, V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}, T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	4.0	5.6	μA
	Oscillator Supply Current (Low Current Mode)	$f_{CK\_LSE} = 32.768\text{ kHz}, R_{ESR} = 50\text{ k}\Omega, C_L < 7\text{ pF}, V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}, T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	—	3.6	4.5	μA
$t_{SULSE}$	Power Down Current	—	—	—	0.01	μA
$t_{SULSE}$	Startup Time (Low Current Mode)	$f_{CK\_LSI} = 32.768\text{ kHz}, V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$	500	—	—	ms

Note: The following guidelines are recommended to increase the stability of the crystal circuit of the HSE/LSE clock in the PCB layout:

1. The crystal oscillator should be located as close as possible to the MCU to keep the trace lengths as short as possible to reduce any parasitic capacitance.
2. Shield lines in the vicinity of the crystal by using a ground plane to isolate signals and reduce noise.
3. Keep any high frequency signal lines away from the crystal area to prevent any crosstalk adverse effects.

## Internal Clock Characteristics

**Table 13. High Speed Internal Clock (HSI) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	—	5.5	V
f <sub>HSI</sub>	HSI Frequency	V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = 25 °C	—	20	—	MHz
ACC <sub>HSI</sub>	Factory Calibrated HSI Oscillator Frequency Accuracy	V <sub>DD</sub> = 5 V @ 25 °C	-2	—	2	%
		V <sub>DD</sub> = 2.5 V ~ 5.5 V T <sub>A</sub> = -40 °C ~ 85 °C	-3	—	3	%
Duty	Duty Cycle	f <sub>HSI</sub> = 20 MHz	35	—	65	%
I <sub>DDHSI</sub>	Oscillator Supply Current	f <sub>HSI</sub> = 20 MHz @ V <sub>DD</sub> = 2.5 V ~ 5.5 V	—	—	140	μA
	Power Down Current		—	—	0.01	μA
T <sub>SUHSI</sub>	Startup Time	f <sub>HSI</sub> = 20 MHz	—	—	20	μs

**Table 14. Low Speed Internal Clock (LSI) Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Operation Range	T <sub>A</sub> = -40 °C ~ 85 °C	2.5	—	5.5	V
f <sub>LSI</sub>	Low Speed Internal Oscillator Frequency (LSI)	V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = -40 °C ~ 85 °C	21	32	43	kHz
ACC <sub>LSI</sub>	LSI Frequency Accuracy	After factory-trimmed, V <sub>DD</sub> = 5.0 V	-10	—	+10	%
I <sub>DDLSI</sub>	LSI Oscillator Operating Current	V <sub>DD</sub> = 5.0 V	—	0.5	0.8	μA
t <sub>SULSI</sub>	LSI Oscillator Startup Time	V <sub>DD</sub> = 5.0 V	—	—	100	μs

## Memory Characteristics

**Table 15. Flash Memory Characteristics**

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
N <sub>ENDU</sub>	Number of Guaranteed Program / Erase Cycles before Failure. (Endurance)	T <sub>A</sub> = -40 °C ~ 85 °C	20	—	—	K cycles
t <sub>RET</sub>	Data Retention Time	T <sub>A</sub> = -40 °C ~ 85 °C	10	—	—	Years
t <sub>PROG</sub>	Word Programming Time	T <sub>A</sub> = -40 °C ~ 85 °C	20	—	—	μs
t <sub>ERASE</sub>	Page Erase Time	T <sub>A</sub> = -40 °C ~ 85 °C	2	—	—	ms
t <sub>MERASE</sub>	Mass Erase Time	T <sub>A</sub> = -40 °C ~ 85 °C	10	—	—	ms

## I/O Port Characteristics

Table 16. I/O Port Characteristics

T<sub>A</sub> = 25 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>IL</sub>	Low Level Input Current	5.0 V I/O	V <sub>I</sub> = V <sub>SS</sub> , On-chip pull-up resistor disabled.	—	—	3 μA
		Reset pin	—	—	3 μA	
I <sub>IH</sub>	High Level Input Current	5.0 V I/O	V <sub>I</sub> = V <sub>DD</sub> , On-chip pull-down resistor disabled.	—	—	3 μA
		Reset pin	—	—	3 μA	
V <sub>IL</sub>	Low Level Input Voltage	5.0 V I/O	—	-0.5	0.35 × V <sub>DD</sub>	V
		Reset pin	—	-0.5	0.35 × V <sub>DD</sub>	V
V <sub>IH</sub>	High Level Input Voltage	5.0 V I/O	—	0.65 × V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V
		Reset pin	—	0.65 × V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V
V <sub>HYS</sub>	Schmitt Trigger Input Voltage Hysteresis	5.0 V I/O	—	0.12 × V <sub>DD</sub>	—	mV
		Reset pin	—	0.12 × V <sub>DD</sub>	—	mV
I <sub>OL</sub>	Low Level Output Current (GPIO Sink Current)	5.0 V I/O 4 mA drive, V <sub>OL</sub> = 0.6 V	—	4	—	mA
		5.0 V I/O 8 mA drive, V <sub>OL</sub> = 0.6 V	—	8	—	mA
		5.0 V I/O 12 mA drive, V <sub>OL</sub> = 0.6 V	—	12	—	mA
		5.0 V I/O 16 mA drive, V <sub>OL</sub> = 0.6 V	—	16	—	mA
I <sub>OH</sub>	High Level Output Current (GPIO Source Current)	5.0 V I/O 4 mA drive, V <sub>OH</sub> = V <sub>DD</sub> - 0.6 V	—	4	—	mA
		5.0 V I/O 8 mA drive, V <sub>OH</sub> = V <sub>DD</sub> - 0.6 V	—	8	—	mA
		5.0 V I/O 12 mA drive, V <sub>OH</sub> = V <sub>DD</sub> - 0.6 V	—	12	—	mA
		5.0 V I/O 16 mA drive, V <sub>OH</sub> = V <sub>DD</sub> - 0.6 V	—	16	—	mA
V <sub>OL</sub>	Low Level Output Voltage	5.0 V 4 mA drive I/O, I <sub>OL</sub> = 4 mA	—	—	0.6	V
		5.0 V 8 mA drive I/O, I <sub>OL</sub> = 8 mA	—	—	0.6	V
		5.0 V 12 mA drive I/O, I <sub>OL</sub> = 12 mA	—	—	0.6	V
		5.0 V 16 mA drive I/O, I <sub>OL</sub> = 16 mA	—	—	0.6	V
V <sub>OH</sub>	High Level Output Voltage	5.0 V 4 mA drive I/O, I <sub>OH</sub> = 4 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 8 mA drive I/O, I <sub>OH</sub> = 8 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 12 mA drive I/O, I <sub>OH</sub> = 12 mA	V <sub>DD</sub> - 0.6	—	—	V
		5.0 V 16 mA drive I/O, I <sub>OH</sub> = 16 mA	V <sub>DD</sub> - 0.6	—	—	V
R <sub>PU</sub>	Internal Pull-up Resistor	V <sub>DD</sub> = 5.0 V	—	50	—	kΩ
		V <sub>DD</sub> = 3.3 V	—	76	—	kΩ
R <sub>PD</sub>	Internal Pull-down Resistor	V <sub>DD</sub> = 5.0 V	—	50	—	kΩ
		V <sub>DD</sub> = 3.3 V	—	76	—	kΩ

## ADC Characteristics

Table 17. ADC Characteristics

$T_A = 25^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DDA}$	Operating Voltage	—	2.5	5.0	5.5	V
$V_{ADCIN}$	A/D Converter Input Voltage Range	—	0	—	$V_{REF+}$	V
$V_{REF+}$	A/D Converter Reference Voltage	—	—	$V_{DDA}$	$V_{DDA}$	V
$I_{ADC}$	Current Consumption	$V_{DDA} = 5.0\text{ V}$	—	1.4	1.5	mA
$I_{ADC\_DN}$	Power Down Current Consumption	$V_{DDA} = 5.0\text{ V}$	—	—	0.1	$\mu\text{A}$
$f_{ADC}$	A/D Converter Clock	—	0.7	—	16	MHz
$f_s$	Sampling Rate	—	0.05	—	1	Msps
$t_{DL}$	Data Latency	—	—	12.5	—	$1/f_{ADC}$ Cycles
$t_{S&H}$	Sampling & Hold Time	—	—	3.5	—	$1/f_{ADC}$ Cycles
$t_{ADCCONV}$	A/D Converter Conversion Time	$ADST[7:0] = 2$	—	16	—	$1/f_{ADC}$ Cycles
$R_i$	Input Sampling Switch Resistance	—	—	—	1	k $\Omega$
$C_i$	Input Sampling Capacitance	No pin/pad capacitance included	—	4	—	pF
$t_{SU}$	Startup Time	—	—	—	1	$\mu\text{s}$
N	Resolution	—	—	12	—	bits
INL	Integral Non-linearity Error	$f_s = 750\text{ kspS}, V_{DDA} = 5.0\text{ V}$	—	$\pm 2$	$\pm 5$	LSB
DNL	Differential Non-linearity Error	$f_s = 750\text{ kspS}, V_{DDA} = 5.0\text{ V}$	—	$\pm 1$	—	LSB
$E_o$	Offset Error	—	—	—	$\pm 10$	LSB
$E_g$	Gain Error	—	—	—	$\pm 10$	LSB

Note: 1. Data based on characterization results only, not tested in production.

2. Due to the A/D Converter input channel and GPIO pin-shared function design limitation, the  $V_{DDA}$  supply power of the A/D Converter has to be equal to the  $V_{DD}$  supply power of the MCU in the application circuit.
3. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input stage where  $C_i$  is the storage capacitor,  $R_i$  is the resistance of the sampling switch and  $R_s$  is the output impedance of the signal source  $V_s$ . Normally the sampling phase duration is approximately,  $3.5/f_{ADC}$ . The capacitance,  $C_i$ , must be charged within this time frame and it must be ensured that the voltage at its terminals becomes sufficiently close to  $V_s$  for accuracy. To guarantee this,  $R_s$  is not allowed to have an arbitrarily large value.




Figure 12. ADC Sampling Network Model

The worst case occurs when the extremities of the input range (0 V and  $V_{REF}$ ) are sampled consecutively. In this situation a sampling error below  $\frac{1}{4}$  LSB is ensured by using the following equation:

$$R_S < \frac{3.5}{f_{ADC} C_I \ln(2^{N+2})} - R_I$$

Where  $f_{ADC}$  is the ADC clock frequency and  $N$  is the ADC resolution ( $N = 12$  in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model.

If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases,  $R_S$  may be larger than the value indicated by the equation above.

## GPTM/PWM Characteristics

**Table 18. GPTM/PWM Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$f_{TM}$	Timer Clock Source for GPTM and PWM	—	—	—	$f_{PCLK}$	MHz
$t_{RES}$	Timer Resolution Time	—	1	—	—	$f_{TM}$
$f_{EXT}$	External Single Frequency on Channel 1 ~ 4	—	—	—	1/2	$f_{TM}$
RES	Timer Resolution	—	—	—	16	bits

## I<sup>2</sup>C Characteristics

**Table 19. I<sup>2</sup>C Characteristics**

Symbol	Parameter	Standard Mode		Fast Mode		Fast Mode Plus		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$f_{SCL}$	SCL Clock Frequency	—	100	—	400	—	1000	kHz
$t_{SCL(H)}$	SCL Clock High Time	4.5	—	1.125	—	0.45	—	μs
$t_{SCL(L)}$	SCL Clock Low Time	4.5	—	1.125	—	0.45	—	μs
$t_{FALL}$	SCL and SDA Fall Time	—	1.3	—	0.34	—	0.135	μs
$t_{RISE}$	SCL and SDA Rise Time	—	1.3	—	0.34	—	0.135	μs
$t_{SU(SDA)}$	SDA Data Setup Time	500	—	125	—	50	—	ns
$t_{H(SDA)}$	SDA Data Hold Time <sup>(5)</sup>	0	—	0	—	0	—	ns
	SDA Data Hold Time <sup>(6)</sup>	100	—	100	—	100	—	ns
$t_{VD(SDA)}$	SDA Data Valid Time	—	1.6	—	0.475	—	0.25	μs
$t_{SU(STA)}$	START Condition Setup Time	500	—	125	—	50	—	ns
$t_{H(STA)}$	START Condition Hold Time	0	—	0	—	0	—	ns
$t_{SU(STO)}$	STOP Condition Setup Time	500	—	125	—	50	—	ns

- Note: 1. Data based on characterization results only, not tested in production.
2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.
  3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.
  4. To achieve 1 MHz fast mode plus, the peripheral clock frequency must be higher than 20 MHz.
  5. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 0 and SEQFILTER = 00.
  6. The above characteristic parameters of the I<sup>2</sup>C bus timing are based on: COMBFILTEREN = 1 and SEQFILTER = 00




Figure 13. I<sup>2</sup>C Timing Diagrams


## SPI Characteristics

Table 20. SPI Characteristics


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>SPI Master Mode</b>						
$f_{SCK}$	SPI Master Output SCK Clock Frequency	Master mode, SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/2$	MHz
$t_{SCK(H)}$ $t_{SCK(L)}$	SCK Clock High and Low Time	—	$t_{SCK}/2 - 2$	—	$t_{SCK}/2 + 1$	ns
$t_{V(MO)}$	Data Output Valid Time	—	—	—	5	ns
$t_{H(MO)}$	Data Output Hold Time	—	2	—	—	ns
$t_{SU(MI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(MI)}$	Data Input Hold Time	—	5	—	—	ns
<b>SPI Slave Mode</b>						
$f_{SCK}$	SPI Slave Input SCK Clock Frequency	Slave mode, SPI peripheral clock frequency $f_{PCLK}$	—	—	$f_{PCLK}/3$	MHz
$Duty_{SCK}$	SPI Slave Input SCK Clock Duty Cycle	—	30	—	70	%
$t_{SU(SEL)}$	SEL Enable Setup Time	—	$3 t_{PCLK}$	—	—	ns
$t_{H(SEL)}$	SEL Enable Hold Time	—	$2 t_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data Output Access Time	—	—	—	$3 t_{PCLK}$	ns
$t_{DIS(SO)}$	Data Output Disable Time	—	—	—	10	ns
$t_{V(SO)}$	Data Output Valid Time	—	—	—	25	ns
$t_{H(SO)}$	Data Output Hold Time	—	15	—	—	ns
$t_{SU(SI)}$	Data Input Setup Time	—	5	—	—	ns
$t_{H(SI)}$	Data Input Hold Time	—	4	—	—	ns

Note: 1.  $f_{SCK}$  is SPI output/input clock frequency and  $t_{SCK} = 1/f_{SCK}$ .

2.  $f_{PCLK}$  is SPI peripheral clock frequency and  $t_{PCLK} = 1/f_{PCLK}$ .



**Figure 14. SPI Timing Diagrams – SPI Master Mode**



**Figure 15. SPI Timing Diagrams – SPI Slave Mode with CPHA=1**


## 6 Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the [Holtek website](#) for the latest version of the [Package Information](#).

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information


## 24-pin SSOP (150mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
B	—	0.154 BSC	—
C	0.008	—	0.012
C'	—	0.341 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
H	0.004	—	0.010
$\alpha$	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
B	—	3.90 BSC	—
C	0.20	—	0.30
C'	—	8.66 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
H	0.10	—	0.25
$\alpha$	0°	—	8°


## 28-pin SSOP (150mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.236 BSC	—
B	—	0.154 BSC	—
C	0.008	—	0.012
C'	—	0.390 BSC	—
D	—	—	0.069
E	—	0.025 BSC	—
F	0.004	—	0.010
G	0.016	—	0.050
H	0.004	—	0.010
$\alpha$	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
B	—	3.90 BSC	—
C	0.20	—	0.30
C'	—	9.90 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
H	0.10	—	0.25
$\alpha$	0°	—	8°


## 28-pin SOP (300mil) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.406 BSC	—
B	—	0.295 BSC	—
C	0.012	—	0.020
C'	—	0.705 BSC	—
D	—	—	0.104
E	—	0.050 BSC	—
F	0.004	—	0.012
G	0.016	—	0.050
H	0.008	—	0.013
α	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	10.30 BSC	—
B	—	7.50 BSC	—
C	0.31	—	0.51
C'	—	17.90 BSC	—
D	—	—	2.65
E	—	1.27 BSC	—
F	0.10	—	0.30
G	0.40	—	1.27
H	0.20	—	0.33
α	0°	—	8°


## SAW Type 24-pin QFN (3mm×3mm×0.55mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.020	0.022	0.024
A1	0.000	0.001	0.002
A3	—	0.006 REF	—
b	0.006	0.008	0.010
b1	0.014	0.016	0.018
D	—	0.118 BSC	—
E	—	0.118 BSC	—
e	—	0.016 BSC	—
e1	—	0.020 BSC	—
D2	0.073	—	0.077
E2	0.073	—	0.077
L	0.006	0.010	0.014
L1	0.008	0.010	0.012
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.50	0.55	0.60
A1	0.00	0.02	0.05
A3	—	0.15 REF	—
b	0.15	0.20	0.25
b1	0.35	0.40	0.45
D	—	3.00 BSC	—
E	—	3.00 BSC	—
e	—	0.40 BSC	—
e1	—	0.50 BSC	—
D2	1.85	—	1.95
E2	1.85	—	1.95
L	0.15	0.25	0.35
L1	0.20	0.25	0.30
K	0.20	—	—


## SAW Type 33-pin QFN (4mm×4mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 REF	—
b	0.006	0.008	0.010
D	—	0.157 BSC	—
E	—	0.157 BSC	—
e	—	0.016 BSC	—
D2	0.100	—	0.108
E2	0.100	—	0.108
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 REF	—
b	0.15	0.20	0.25
D	—	4.00 BSC	—
E	—	4.00 BSC	—
e	—	0.40 BSC	—
D2	2.55	—	2.75
E2	2.55	—	2.75
L	0.35	0.40	0.45
K	0.20	—	—


## SAW Type 46-pin QFN (6.5mm×4.5mm×0.75mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
A3	—	0.008 REF	—
b	0.006	0.008	0.010
D	—	0.256 BSC	—
E	—	0.177 BSC	—
e	—	0.016 BSC	—
D2	0.197	—	0.205
E2	0.118	—	0.126
L	0.014	0.016	0.018
K	0.008	—	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	—	0.203 REF	—
b	0.15	0.20	0.25
D	—	6.50 BSC	—
E	—	4.50 BSC	—
e	—	0.40 BSC	—
D2	5.00	—	5.20
E2	3.00	—	3.20
L	0.35	0.40	0.45
K	0.20	—	—


## 44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.472 BSC	—
B	—	0.394 BSC	—
C	—	0.472 BSC	—
D	—	0.394 BSC	—
E	—	0.032 BSC	—
F	0.012	0.015	0.018
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
$\alpha$	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	12.00 BSC	—
B	—	10.00 BSC	—
C	—	12.00 BSC	—
D	—	10.00 BSC	—
E	—	0.80 BSC	—
F	0.30	0.37	0.45
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
$\alpha$	0°	—	7°

## 48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.354 BSC	—
B	—	0.276 BSC	—
C	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
H	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
B	—	7.00 BSC	—
C	—	9.00 BSC	—
D	—	7.00 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
H	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright© 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any third-party's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.